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Abstract—Silicon based photonics have generated strong 
interest in recent years, mainly in optical waveguide 
interconnects for microelectronic circuits. This paper presents 
a single mode condition (SMC) of SOI-based rib waveguide for 
high-speed Optical Interconnect (OI) implementation at a 
circuit level. In OptiBPM, a correlation analysis between two 
parameters, etched rib thickness (r) and effective index (neff) 
was investigated to identify the effects of width (W) on the rib 
waveguide. The waveguide performance of the OI links such as 
output power, propagation loss and propagation delay was 
recorded based on OptiSPICE simulation. A wavelength (λ) of 
1550 nm has the advantages of low power loss and delay which 
makes it reliable for high-speed OI applications. 
 
Index Terms—Effective Index (neff); Etch Depth (d); Optical 
Interconnect (OI); Rib Waveguide; Slab Height (h); Width 
(W). 
 
 INTRODUCTION 
 
The downsizing activity in reducing complementary metal 
oxide semiconductor (CMOS) transistor dimensions will 
lead to higher components integration and increase the 
complexity of copper-based wire interconnects within a 
finite chip area, especially in large chips [1]. Therefore, on-
chip Optical Interconnect (OI) is perceived as the key 
solution to overcome major limitations of copper-based wire 
interconnects, mainly in high speed interconnect 
applications [2]. The advantages of OI links at the chip level 
include providing a much higher bandwidth density, 
minimizing lower power consumptions, and decreasing 
interconnect delays, and noise [3][4]. 
The theory of OI in an electronic chip was introduced by 
Goodman in 1984 [5]. Since then, OI has been widely used 
in the telecommunications field and has been applied to a 
board-level interconnection. The main components of OI 
systems are as shown in Figure 1, which contains a chip 
laser, an optical modulator, a waveguide, and a 
photodetector. The transmitter contains an electro-optical 
modulator and a driver circuit. The modulator converts data 
from electrical signal to optical signal, while the receiver 
contains a photodetector and an amplifier. The 
photodetector is a semiconductor device that receives the 
optical signal and converts it into electrical signal. The 
optical waveguide is used as a transmission path to transfer 
the optical signal from transmitter to receiver. Optical 
waveguide consists of a core, in which light is confined, and 
a cladding or substrate surrounding the core. 
Implementation of OI into VLSI technology needs 
compatibility with CMOS technology. This requirement 
significantly limits the choice of materials and processing 
available for fabrication of optical components. The main 
challenge regarding OI is the absence of an efficient silicon-
based laser that can be monolithically integrated [1]. 
Therefore, this paper only considers off-chip laser 
implementation. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1: Optical interconnect data path 
 
Silicon photonics on silicon-on-insulator (SOI) substrates 
are considered an interesting platform for these OIs 
waveguide because of the CMOS compatible fabrication 
process [6]. This allows full integration between the CMOS 
layers and the optical layers [7]. Besides that, the silicon 
photonic improves energy efficiency and cost 
competitiveness compared to the conventional electrical 
interconnect [8]. This paper focuses on the optical 
waveguide design and the optimization to be used in the OI 
links. OI systems can be operated at the wavelength 800 nm, 
1300 nm, and 1550 nm [9]. In the case of high-speed OI, a 
wavelength (λ) of 1550 nm is used in the operation to 
maximize the bandwidth system with low propagation loss, 
as well as its compatibility with silicon waveguide and 
InGaAs photodetector [10].  The aim of this paper is to 
show that low propagation loss and delay can be achieved 
using a large etched rib waveguide structure on SOI 
substrate. 
 
 RIB WAVEGUIDE DESIGN 
 
Optical waveguide can be analyzed since its size and 
propagation delay depends on the waveguide geometry and 
its refractive index depends on the wavelength of light. 
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There are many materials available for CMOS waveguide, 
such as silicon-on-insulator (SOI) [11]-[13], silica-on-
silicon [14] and SiGe/ Si [15][16]. A single mode condition 
(SMC) waveguide is the basis of various waveguide devices. 
Silica waveguide can be easily designed to be a single mode, 
while SOI waveguide with dimensions larger than a few 
hundred nanometers in a cross-section support multiple 
modes [17][18]. However, SOI is an ideal material for 
waveguiding in photonic integration due to its large scale 
chip, high quality, and cost-effectiveness [19]. The use of 
SOI substrates to realize on-chip OI has the advantage of 
compatibility with existing CMOS technology. Several 
works have been done on the theoretical study, design 
optimization, and optical characterization of waveguide 
structure to ensure light distribution with rid/ridge and 
buried structure using SOI substrate. 
The silicon rib waveguide with rectangular cross-section 
is widely used in SOI waveguide devices. The rib 
waveguide consists of a core region surrounded by a finite 
cladding. The basic dimension of rib waveguide structure is 
shown in Figure 2, where W is the width of the rib 
waveguide, H is the thickness of silicon layer, h is the slab 
height, and d is the waveguide etch depth. 
 
 
 
Figure 2: SOI-based rib waveguide with rectangular cross-section 
 
Previous researchers [20]-[22] optimized their waveguide 
dimensions based on their effective index, neff to obtain a 
maximum coupling efficiency, low propagation loss and 
strongly optical confinement for practical implementation. 
The design and optimization of SOI-based rib waveguides 
considered in this work is based on 1550 nm wavelength, 
which is suitable for high-speed applications. The refractive 
index of the core was set to ncore = 3.477 corresponding to 
silicon, which is commonly used for optical transmission. 
The refractive index of substrate was set to nsub = 1.444 
corresponding to silicon dioxide, and the refractive index of 
the top cladding layer was set to nclad = 1 corresponding to 
air. In general, there are two different formulas for rib 
waveguide: large etch rib and shallow etch rib. 
 
A. Large Etched Rib Waveguide 
Large etched rib waveguides in SOI could be designed to 
be monomodal. These waveguides have been studied 
extensively by numerous researchers to find the single mode 
behavior and low loss propagation. Large rib waveguides 
are interesting because there are multi-microns in cross-
sectional dimensions (in the order of 5 µm) facilitating the 
low loss coupling and from optical fibers. 
Soref et al. [12][23] introduced a large rib waveguide for 
SMC with a simple expression using the mode matching 
technique with the formula: 
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where H is the rib height or thickness of the silicon layer, h 
is the slab height, W is the rib width, r = h/H, which 
represents the ratio of the slab height to the overall rib 
height, and W/H is the ratio of waveguide to the overall rib 
height. The analysis of the waveguides in Equation (1) is 
limited to shallow etched ribs (r>0.5) and the waveguide 
dimensions are assumed to be larger than the operating 
wavelength. 
 
B. Small Etched Rib Waveguide 
Chan et al. [11][17] have proposed a design guideline for 
relatively small rib waveguides with deep etched depth 
(r<0.5) for SMC with the formula:    
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                for 5.03.0  r  and 5.10.1  H                     (4) 
 
Equation (4) represents a clear separation between the 
boundary of a single-mode and multimode regions over a 
large range of etch depth and rib width values. Both 
Equation (1) and Equation (3) are for waveguides with air 
top cladding. A rib waveguide structure with different 
dimensions in SMC is discussed in the next section. 
 
 SIMULATION OF RIB WAVEGUIDE DESIGN USING 
OPTIBPM TOOLS 
 
The beam propagation method (BPM) is a step-by-step 
technique of stimulation for the route of light through any 
wave guiding medium. A large etched rib waveguide was 
chosen for the OI link to get a low propagation loss and 
delay.  
The waveguide geometry is shown in Figure 2. The 
material of the waveguide core is silicon, while the 
waveguide substrate is silicon dioxide. Theoretically, the 
refractive index of the core is nSi = 3.477, and the refractive 
index of substrate is nSiO2 = 1.444. Considering a large rib 
waveguide, the waveguide structure with various 
dimensions of h, d, and W was performed using the 
OptiBPM mode solver in order to record the neff value in 
SMC optical profile under TE mode. The SMC can be 
verified through r and W/H values for each dimension as in 
Equation (1) and Equation (2). 
 
A. Varied Slab Height (h) and Etch Depth (d) 
Table I shows the profile pattern of SMC launched under 
TE mode using 1550 nm central wavelength for 1.0 µm 
thickness of silicon guiding layer (H) with varied slab height 
(h) and etch depth (d). The values of d were varied between 
0.1 µm to 0.4 µm and the values of h were varied from 0.6 
µm to 0.9 µm. The value of W was kept constant, 0.5 µm 
during the simulation in order to investigate the influence of 
h and d to its effective index (neff). 
Table 1 shows a direct relationship between neff and h 
where the values of neff increased slightly as the value of h 
was increased. Since the value of neff was between the core 
refractive index and substrate refractive index, 1.44 < neff < 
3.4, the waveguide was assumed to be in guided mode. 
Therefore, there were fewer loss and strong optical 
confinement. 
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Table 1 
Effective Index (neff) Changes in Rib Waveguide at λ =1550 nm 
 
h, 
(um) 
d, 
(µm) 
W, 
(µm) 
r 
H
W
 neff 
SMC profile under 
TE 
0.6 0.4 0.5 0.6 0.5 3.261 
 
0.7 0.3 0.7 3.283 
 
0.8 0.2 0.8 3.307 
 
0.9 0.1 0.9 3.315 
 
 
B. Varied Rib Width (W) 
Table 2 shows the output profile pattern of SMC launched 
under TE mode using 1550 nm central wavelength for 1.0 
µm thickness of silicon guiding layer (H) with varied 
dimensions of W. The values of W were varied between 0.2 
µm, 0.5 µm, and 0.8 µm, while the values of h and d were 
kept constant as 0.8 µm and 0.2 µm respectively for all 
width. This was done for the purpose of finding the 
parameters that can produce a single mode profile. The 
dimension of rib waveguide must be in the range of 0-10 
mm, which was at the chip level (intra-chip).  
 
Table 2 
Effective Index (neff) Changes in Rib Waveguide at λ =1550 nm 
 
d & 
h, 
(um) 
W, 
(µm) 
r 
H
W
 neff 
SMC profile under 
TE 
d: 
0.8 
 
 
h: 
0.2 
0.2 
0.8 
0.2 3.294 
 
0.5 0.5 3.307 
 
0.8 0.8 3.316 
 
 
Besides, Table 2 shows a direct relationship between neff 
and W, where the values of neff increased as the value of W 
increased. 
 
C. Correlation between r and neff 
Figure 3 shows the correlation between r and neff with 
three different width dimensions, 0.2 µm, 0.5 µm, and 0.8 
µm. r is the ratio of slab height, h to overall rib height, H. 
The graph shows a linear characteristic where neff increased 
with the increase of r value.  
For OI applications, we chose h = 0.8 µm, d = 0.2 µm, 
and W = 0.5µm as the rib waveguide dimension with their 
effective index value of 3.307 to produce the SMC output. 
 
D. Output Power (Pout) for Rib Waveguide 
The output power (Pout) for each optical waveguide 
dimension can be investigated based on the OptiBPM 
simulation. The output power is shown in Figure 4 for the 
value of h = 0.8 µm, d = 0.2 µm, and W = 0.5 µm. This 
dimension was chosen based on the OptiBPM simulation 
results obtained previously. The output at the starting 
waveguide was equal to 1, while the output power decreased 
with the distance of the waveguide. Therefore, the final 
output power was 0.9975. 
 
 
 
Figure 3: The Correlation between r and neff 
 
 
Figure 4: Output power in rib waveguide using OptiBPM 
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E. Output Power (Pout) of Rib Waveguide at Different 
Wavelengths 
The output power of 1500 nm was compared with 1300 
nm. In optics, a multi-mode condition normally operates at 
1300 nm, while a single mode condition (SMC) is optimized 
at 1550 nm. The results of the two different wavelengths are 
acceptable considering the SMC output in the simulation 
results. The measurements of Pout at different λ for rib 
waveguide are recorded in Table 3. 
 
Table 3 
Output Power at Different Wavelength, (λ) for Rib Waveguide 
 
Slab 
Height(h), 
µm 
 Etch 
Depth(d), 
µm 
Core Width 
(W), µm 
Wavelength, 
(λ), nm 
Output 
Power 
(Pout) 
0.8 0.2 0.5 
1550 0.9975 
1300 0.9979 
 
Figure 5 shows the relationship between Pout and λ. The 
relationship between Pout and λ was found to be inversely 
proportional, where the Pout decreases as the value of λ 
increases. 
 
Figure 5: The relationship between Pout and  λ 
 
 
 SIMULATION OF OPTICAL INTERCONNECT LINK USING 
OPTISPICE TOOLS 
 
OptiSPICE is a circuit design software for analysis of 
integrated circuit including integration of optical and 
electronic components. The OI link in a circuit was 
simulated in OptiSPICE tools using rib waveguide 
dimensions. The OI links consist of continuous (CW) 
source, modulator, waveguide, and photodetector. Based on 
Table I and Table 2, the effective index (neff) value for a 
3.307 of rib waveguide structure was then used in this 
simulation to calculate the power consumption, power loss, 
and propagation delay of rib waveguide. Figure 6 shows the 
partial of the OI link circuit designed in the OptiSPICE 
tools. 
 
 
 
Figure 6: Simulation circuit of OI link 
 
In this receiver stage, the power consumption represented 
the energy necessary to convert the input current generated 
by the photodetector into electric logical levels. The output 
power of the receiver must be in the range of the receiver’s 
sensitivity, which is the lowest power possible at which the 
receiver can detect the signal and demodulate the data. The 
photodetector used in the simulation was PIN (InGaAs) 
photodetector. PIN photodiodes are more suitable for high 
speed and short distance communication link since PIN 
operates at a standard power supply of 5-15 V and has lower 
cost compared to Avalanche (APD) photodiodes [24].  
In this section, the discussion focuses on the rib 
waveguide performance of the OI link in circuit level based 
on output power (Pout), power loss (Ploss) and propagation 
delay ( wg ).  
 
 Power Loss (Ploss) of Rib Waveguide in OI Link  
The total propagation loss or power loss (Ploss) for the rib 
waveguide in OI link can be calculated by the formula 
below: 
 
)()()( outwaveguidePinwaveguidePwaveguidelossP     (8) 
 
Based on the OptiSPICE simulation, the Pout for input 
waveguide was 8.849 dBm, whereas the Pout for output 
waveguide was 7.664 dBm. Therefore, the total power loss 
for 1 cm length of silicon rib waveguide with the dimension 
of h = 0.8 µm, d = 0.2 µm, and W = 0.5 µm was 1.185 dB. 
 
 Propagation Delay ( wg  ) of Rib Waveguide in 
Optical Interconnect (OI) Link 
The delay of an OI link is given by Equation (9) [25]: 
 
rxwgtxOI
   (9) 
 
where 
tx  is the delay of the transmitter, wg  
is the delay of 
the waveguide, and 
rx  is the receiver delay. The delay 
through the optical waveguide is expressed as: 
 
c
L
eff
nwg                         (10) 
 
where neff is the effective index of the mode in the 
waveguide medium, c is the speed of light in vacuum, and L 
is the waveguide length. Therefore, the delay for 1 cm of 
length rib waveguide was 110 ps. 
 
 Summary of Waveguide Performance 
Table 4 attempts to compare the power loss from previous 
works. The propagation loss strongly depends on the cross 
section of the waveguide core and on the wavelength of 
light for a given core size. However, the delay of waveguide 
strongly depends on neff and the length of waveguide as in 
Equation  (10). Our simulation has the advantage of low 
power loss, which was 1.185 dB with 110 ps of propagation 
delay, the lowest delay compared to 123 ps [26] and 113 ps 
[27]. Both of the loss and delay figures are useful as a 
benchmark for further development of silicon based 
photonics on an SOI platform. 
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Table 4 
Comparison of Waveguide Power Loss  
 
Waveguide 
Material 
Waveguide 
Structure 
Wavelength 
(λ), nm 
Dimensions 
Power 
loss (Ploss), 
dB/cm 
SOI (This 
work) 
Rib 
Waveguide 
1550 
W=0.5 µm 
d=0.2 µm 
h=0.8 µm 
H=1 µm 
L=1 cm 
1.185 
SOI [2] 
Spiral 
Waveguide 
1550 
W=2 µm 
d=0.05 µm 
H=0.25 µm 
L=64 cm 
0.274 
SOI  [28] 
Rib 
Waveguide 
3800 
W=2 µm 
d=1.2 µm 
h=0.8 µm 
H=2 µm 
L=1 cm 
3.400 
SOI [29] 
Rib 
Waveguide 
1550 
W=9 µm 
d=5 µm 
h=0.65 µm 
H=1 µm 
L=1.1 cm 
4.300 
SOI [30] 
Strip 
Waveguide 
1550 
W=0.5 µm 
d=0.22 µm 
H=1 µm 
L=1 cm 
2.400 
SOI [31] 
Strip 
Waveguide 
1500 
W=0.445 µm 
H=0.22 µm 
L=2.1 cm 
3.600 
 
 CONCLUSION 
 
In this work, we investigated and successfully analyzed 
rib waveguide geometry for 1550 nm wavelength to be used 
in Optical Interconnect (OI) links. The rib waveguides can 
be made into a single mode condition (SMC) by setting the 
dimension of rib height, depth, and width. Our simulation 
shows that the effective index (neff) increased with r. The 
results reported in this paper demonstrates that rib-based 
distribution have propagation loss as small as 1.185 dB with 
110 ps of propagation delay that can be used for the OI 
interconnect link with acceptable compactness. 
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